


下,9,1



Decoded property Instructions sent to: Probe for translated code values Collect profile trace-packets? I-TLB property bits I/O memory reference exceptions \$ Protected Interpretation ISA Native code observing native Native Fault 00 Тар Тар No No RISCy calling conventions decoder if SEG.tio Native code observing x86 Native Fault 01 Тар x86 no No No calling conventions decoder if SEG.tio x86 code, unprotected x86 HW Trap 10 x86 x86 no If enabled No TAX! profile collection only converter if profiling Based on Ix86 code, protected x86 HW 11 x86 Trap x86 yés If enabled TLB probe TAX! code may be available converter if profiling attributes Significance of the I-TLB property bits Fig : 22 182


| | Transition (source => dest) ISA & CC property values | Handler Action | |
|------|--|--|-----------|
| 212~ | 00 => 00 | No transition exception | - |
| 2142 | 00 => 01 | VECT_xxx_X86_CC exception - handler converts from native to x86 conventions | - |
| 2162 | 00 => 1x | VECT_xxx_X86_CC exception - handler converts from native to x86 conventions, sets up expected emulator and profiling state | \exists |
| 2182 | 01 => 00 | VECT_xxx_TAP_CC exception - handler converts from x86 to native conventions | \dashv |
| 2202 | 01 => 01 | No transition exception | \neg |
| 2222 | 01 => 1x | VECT_X86_ISA exception [conditional based on PCW.X86_ISA_ENABLE flag] - sets up expected emulator and profiling state | |
| 2242 | 1x => 00 | VECT_xxx_TAP_CC exception - handler converts from x86 to native conventions | \neg |
| 2262 | 1x => 01 | VECT_TAP_ISA exception [conditional based PCW.TAP_ISA_ENABLE flag] - no convention conversion necessary | |
| 228 | 1x => 10 | No transition exception - [profile complete possible, probe possible] | - |
| 230- | 1x => 11 | No transition exception - [profile complete possible, probe NOT possible] | \dashv |

The state of the s

Fig. 2b ISA & CC transition exception flow

| | name | description | type |
|--------|-----------------------|--|-----------------------------|
| 2422 | VECT_call_X86_CC | push args, return address, set up x86 state | fault on target instruction |
| 2442 | VECT_jump_X86_CC | set up x86 state | fault on target instruction |
| 2462 | VECT_ret_no_fp_X86_CC | return value to eax:edx, set up x86 state | fault on target instruction |
| 2482 | VECT_ret_fp_X86_CC | return value to x86 fp stack, set up x86 state | fault on target instruction |
| 250- | VECT_call_TAP_CC | x86 stack args, return address to registers | fault on target instruction |
| 252- | ·VECT_jump_TAP_CC | x86 stack args to registers | fault on target instruction |
| · 2542 | VECT_ret_no_fp_TAP_CC | return value to RV0 | fault on target instruction |
| 2562 | VECT_ret_any_TAP_CC | return type unknown, setup RV0 and RVDP | fault on target instruction |
| | , | | |

Fig. 2c CC transition exceptions






Fig.3b




Fig.3c




Fig. 3d




Fig. 3e

406036_1




Fig. 3g

Fig. 3h

```
Tapestry-to-X86 transition exception handler
     // This handler is entered under the following conditions:
     // 1. a native caller invokes an x86 function
     // 2. a native function returns to an x86 caller
     switch on XD<3:0> { ~ 341
     XD_RET_FP:
                                     // result type is floating point
         F0/F1 ← FINFLATE.de(RVDP) // X86 FP results are 80 bits
         SP \leftarrow from RXA save
                                             // discard RXA, pad, args
         FPCW ← image after FINIT & push // FP stack has 1 entry
         goto EXIT
     XD RET_WRITEBACK:
                                             // store result to @RVA, leave RVA in eax
         RVA \leftarrow from RXA save
                                             // address of result area
                                                                                          342
         copy decode(XD<8:4>) bytes from RV0..RV3 to [RVA]
         eax \leftarrow RVA
                                             // X86 expects RVA in eax
         SP \leftarrow from RXA save
                                             // discard RXA, pad, args
         FPCW ← image after FINIT
                                                    // FP stack is empty
goto EXIT
Ü
لإزا
     XD RET SCALAR:
                                     // result in eax:eda
U
: #E
         edx<31:00> \leftarrow eax<63:32>
                                             // in case result is 64 bits
Un
         SP \leftarrow from RXA save
                                             // discard RXA, pad, args
U
         FPCW ← image after FINIT
                                                    // FP stack is empty
         goto EXIT
ij
     XD_CALL_HIDDEN TEMP: // allocate 32 byte aligned hidden temp
ijħ.
         esi ← SP
                                             // stack cut back on return
=4
         SP \leftarrow SP - 32
                                             // allocate max size temp
ű
         RVA \leftarrow SP
                                             // RVA consumed later by RR
         LR<1:0> ← "11"
                                             // flag address for return & reload ~ 345
         goto CALL_COMMON
     default:
                                     // remaining XD CALL xxx encodings
         esi \leftarrow SP
                                             // stack cut back on return ~ 343
         LR<1:0> \leftarrow "10"
                                             // flag address for return
 CALL COMMON:
         interpret XD to push and/or reposition args
                                                            - 347
         [--SP] \leftarrow LR
                                             // push LR as return address
EXIT:
         setup emulator context and profiling ring buffer pointer
     RFE ~ 349
                                            // to original target
}
```

| interrunt/avaentien handler of Tanaster, analysis a system. | |
|---|----------|
| interrupt/exception handler of Tapestry operating system: // Control vectors here when a synchronous exception or asynchronous interrupt is to be // exported to / manifested in an x86 machine. | |
| // The interrupt is directed to something within the virtual X86, and thus there is a possibility // that the X86 operating system will context switch. So we need to distinguish two cases: // either the running process has only X86 state that is relevant to save, or // there is extended state that must be saved and associated with the current machine context // (e.g., extended state in a Tapestry library call in behalf of a process managed by X86 OS) if execution was interrupted in the converter – EPC.ISA — X86 { // no dependence on extended/native state possible hence no need to save any goto EM86_Deliver_Interrupt(interrupt-byte) } else if EPC.Taxi_Active { | |
| // A Taxi translated version of some X86 code was running. Taxi will rollback to an // x86 instruction boundary. Then, if the rollback was induced by an asynchronous external // interrupt Taxi will deliver the appropriate x86 interrupt. Else, the rollback was induced // by a synchronous event so Taxi will resume execution in the converter, retriggering the // exception but this time will EPC ISA — X86 | 7 353 |
| else if EPC.EM86 { | , |
| goto TAXi_Rollback(asynchronous-flag, interrupt-byte) else if EPC.EM86 { // The emulator has been interrupted. In theory the emulator is coded to allow for such // conditions and permits re-entry during long running routines (e.g. far call through a gate) // to deliver external interrupts goto EM86_Deliver_Interrupt(interrupt-byte) else { // This is the most difficult case – the machine was executing native Tapestry code on | 7354 |
| // Denail of an XXD intead. The XXD operating system may context system. We must save | |
| // all native state and be able to locate it again when the x86 thread is resumed. 361 allocate a free save slot; if unavailable free the save slot with oldest timestamp and try again save the entire native state (both the X86 and the extended state) save the X86 EIP in the save slot overwrite the two low-order bits of EPC with "01" (will become X86 interrupt EIP) store the 64-bit timestamp in the save slot, in the X86 EBX:ECX register pair (and, for further security, store a redundant copy in the X86 ESI:EDI register pair) store the a number of the allocated save slot in the X86 EAX register (and, again for further security, store a redundant copy in the X86 EDX register) goto EM86_Deliver_Interrupt(interrupt-byte) 365 | 7360 |
| Boto Envior_Benver_Interrupt(interrupt-byte) • C 369 | ノ |

```
typedef struct {
                                    // pointer to next-most-recently-allocated save slot ?
    save slot t*
                     newer;
    save slot t*
                                    // pointer to next-older save slot
                     older;
    unsigned int64
                     epc;
                                    // saved exception PC/IP
                                    // saved exception PCW (program control word)
    unsigned int64
                     pcw;
    unsigned int64
                     registers[63]; // save the 63 writeable general registers
                                    // other words of Tapestry context
    timestamp t
                     timestamp;
                                    // timestamp to detect buffer overrun ~ 358
    int
                      save_slot_ID, // ID number of the save slot ~ 357
    boolean
                      save slot is full;
                                           // full / empty flag ~ 359
} save_slot_t;
                                           // pointer to the head of the queue
save slot t*
                     save_slot_head;
                                           // pointer to the tail of the queue
save slot t*
                      save_slot_tail;
```


system initialization

Un

ЦЩ

 reserve several pages of unpaged memory for save slots

Fig. 3k







Fig.3m







Fig. 30



7 entry trace packet

| Entry | Event Code | Done Addr | Next Addr | |
|-------|------------------|----------------|-----------|--------|
| | 64 | bit time stamp | | |
| 1 | ret | x86 context | phys X:f | ~ 450 |
| _2 | new page | phys Y:g | phys Y:h | ~ 440, |
| _3_ | jcc forward | phys Y:i | phys Y:k | ~ 440 |
| 4 | jnz backward | phys Y:1 | phys X:a | ~440 |
| 5 | seq; env change | x86 context | phys X:b | ~430 |
| 6 | ip-rel near call | phys X:c | phys Z:d | ~ 440 |
| 7 | near ret | phys Z:e | phys X:f | - 470 |

Fig.4a

| | | _ | · · · · · · · · · · · · · · · · · · · | 4 | 45 | 418 | श | 9 |
|--|-------------------|-------------|---|------------------|-------------------|-----------------|-----------------|---|
| | Source | Code 402 | Event | Reuse event code | Profileable event | Initiate packet | Probeable event | Probe event bit - ITLB probe attribute or Emulator probe |
| $\mathcal{C}($ | | 0.0000 | Default (x86 transparent) event, reuse all converter values | yes | | 10 | | |
| 1 (| | 0.0001 | Simple x86 instruction completion (reuse event code) | yes | | no | | |
| 412 } | | 0.0010 | Probe exception failed | yes | | no | | euse event |
| 17 | | 0.0011 | Probe exception failed, reload probe timer | yes | | no | | |
| 1 ~ | 3 | 0.0100 | ,flush evant | no | no | no | no | • |
| | t entry) | 0.0101 | Sequential; execution environment changed - force event | no | yes | no | no | - |
| / | (Context_at_Point | 0.0110 | Far RET | no | yes | yes | no | • |
| 410 | ٦ | 0.0111 | IRET | no | yes | no | no | • |
|) | Į, | 0.1000 | Far CALL | no | yes | yes | yes | . Far call |
| } | onte | 0.1001 | Far JMP | по | yes | yes | no | - |
| | 2) | 0.1010 | Special; emulator execution, supply extra instruction data ^a | no | yes | no | no | - |
| (1) The time of the control of the time of time of the time of time of the time of the time of tim | RFE | 0.1011 | Abort profile collection | no | no | по | no | - |
| 45 | | 0.1100 | x86 synchronous/asynchronous interrupt w/probe (GRP 0) | no | yes | yes | yes | Emulator probe |
| | | 0.1101 | x86 synchronous/asynchronous interrupt (GRP 0) | no | yes | yes | no | - |
| 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | | 0.1110 | x86 synchronous/asynchronous interrupt w/probe (GRP 1) | по | yes | yes | yes | Emulator probe |
| ・ し | | 0.1111 | x86 synchronous/asynchronous interrupt (GRP 1) | no | yes | yes | no | - |
| | | 1.0000 | IP-relative JNZ forward (opcode: 75, 0F 85) | no | yes | yes | по | - |
| | | 1.0001 | IP-relative JNZ backward (opcode: 75, 0F 85) | по | yes | yes | yes | Jnz |
| :2Fg | | 1.0010 | IP-relative conditional jump forward - (Jcc, Jcxz, loop) | no | yes | yes | no | - |
| j | | 1.0011 | IP-relative conditional jump backward - (Jcc, Jcxz, loop) | no | yes | yes | yes | Cond jump |
| =å | न | 1.0100 | IP-relative, near JMP forward (opcode: E9, EB) | no | yes | yes | no | • |
| ijn | entry) | 1.0101 | IP-relative, near JMP backward (opcode: E9, EB) | no | yes | yes | yes | Near jump |
| ā / | Edge | 1.0110 | RET/ RET imm16 (opcode C3, C2/w) | по | yes | yes | no | - |
| 4 | | 1.0111 | IP-relative, near CALL (opcode: E8) | по | yes | yes | yes | Near call |
| 404 | Se l | 1.1000 | REPE/REPNE CMPS/SCAS (opcode: A6, A7, AE, AF) | по | yes | no | no | • |
| \ | ier (| 1.1001 | REP MOVS/STOS/LDOS (opcode: A4, A5, AA, AB, AC, AD) | по | yes | no | no | - |
| 1 | Converter (Near | 1.1010 | Indirect near JMP (opcode: FF /4) | по | yes | yes | no | • |
| | 3 | 1.1011 | Indirect near CALL (opcode: FF /2) | по | yes | yes | yes | Near call |
| | | 1.1100 | load from I/O memory (TLB.asi != 0) { not used in T1 } | no | yes | no | no | - |
| 1 | | 1.1101 | available for expansion | No | ho | no | no | |
| | | 1.1110 | Default converter event; sequential 406 | no | no | no | no | _ |
| | | 1.1111 | New page (instruction ends on last byte of a page frame or straddles across a page frame boundary) 408 | no | yes | no | no | • |

a. Used by emulator for new x86 opcodes. Extra information supplied in Taxi_Control.special_opcode bits.


8 ი ი Pseudo-FTW First Byte Offset 9 - x86 FP Stack state **0** m ကဟ 04 ကမ 6 00 0 0 ကထ 0 ოთ fcw.ST Next: 40 0 & 00 Context_At_Point profile trace-packet entry 40 zqw 4 W Taxi_Control.special_opcode 43B 4 W Page Frame # 40 434 41 4 œ 4 Q က ဝ wws -modes -**−** 0 S T Byte 00 real 50 **%**-**98v** ကက **First** zed 22 **10** 4 àud ര ညည Next: ★ sizes → 4 0500 က စာ re05 25 42 0sto 97 က ထ tsto က တ Event 436 code **6**0 8 **~** 00 90 0 ထက

<u>\$</u>


| _ | | | _ |
|------------|---|---|---|
| m 71 | | B | |
| ოო | | مدا | |
| w 4 | | Se | l |
| സ | | | |
| ကစ | | (e) | l |
| 62 | | 3¥ | |
| ကဆ | | 3t [| |
| ၈၀ | | : <u> </u> | |
| 40 | | | |
| 4- | | e e | |
| | | Z | |
| | | - | |
| | | rO:I | |
| | 1 | 1 - | |
| | | | |
| | | <u>გ</u> - | |
| | | au | |
| | | Fr | |
| | | <u>3</u> 6 | |
| | | _a(| |
| 5 | | е- Т | |
| | | X | |
| ကက | | | |
| 24 | | irs | |
| သ | | 山 | |
| ကစ | | χţ | |
| 2 | | Ne | |
| ကဆ | | | |
| သ | | _ | |
| 6 0 | | 刻 | |
| 6 + | | arter int | |
| 97 | | onve eve | |
| စက | | ၁ – | |
| | 8 6 6 5 5 5 5 5 5 5 5 5 4 4 4 4 4 4 4 4 4 | 8 6 6 5 5 5 5 5 5 5 5 5 4 4 4 4 4 4 4 4 4 | 2 1 6 5 8 7 8 5 4 3 5 5 5 5 4 4 4 4 4 4 4 6 3 3 3 3 3 3 3 3 3 3 3 3 |

| <u> </u> | 00 | |
|-----------------------------|------------|----------|
| ۲, | 0- | |
| lext: First Byte Offset 449 | 00 | |
| Ó | ဝဧ | |
| | 04 | ٠, |
| $ \mathbf{B} $ | 0.0 | |
| st | ဝဖ | |
| | 0 | |
| _x t : | ဝဆ | |
| | ဝအ | |
| | ۰۰ | |
| | | |
| <u>8</u> - | -2 | |
| | ო | |
| # | -4 | |
| Ĕ | − ℃ | |
| Byte Page Frame # | -0 | • |
| 9 | -7 | |
| ag | - ∞ | , |
| ם ן | -თ | : |
| Xe | 00 | : |
| | 4 - | • |
| Izt | 99 | |
| | 95 | |
| lext: Fir | 5. 2.4 | |
| ž | 25 | K |
| | 85 | 4 |
| | 77 | 4 |
| 和 | 87 | • |
| ant a | 87 | - |
| event 4 | ၈၀ | |
| | ev ← | |

Fig. 4d Near_Edge profile trace-packet entry




01/11/99 1:42 PM



| 3 3 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 | Ì. | |) |
|---|----|--------------|----------------|
| Profile Timer 492 Probe Timer 620 9 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 | | | 00 |
| Profile Timer 492, Probe Timer Probe Timer 3 2 2 2 2 2 2 2 2 3 1 1 1 1 1 1 1 1 1 1 | | | 0- |
| Profile Timer 492, Probe Timer Probe Timer 3 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 | | 5 | 70 |
| Profile Timer 492 Probe Ti | | - [] | ဝ၈ |
| Profile Timer 492 Probe Ti | | | 04 |
| Profile Timer 492 Probe Ti | | 7 | 20 |
| Profile Timer 492 Probe Ti | | <u> </u> | 00 |
| Profile Timer 492 Probi | | Ħ. | 0 / |
| Profile Timer 492 Profile Timer 492 Pr | | oc T | ဝဆ |
| Profile Timer 492 | | 5 | Oo |
| 3 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 | | ا ت | - 0 |
| 3 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 | | - | |
| Profile Timer 492 | | | - 2 |
| Profile Timer 492 | | - | - ω , |
| Profile Timer 492 | | _ | -4 |
| Profile Timer 492 | | | − ℃ |
| Profile Timer 492 | | | - 8 |
| Profile Timer 492 | | | 1 |
| Profile Timer 4 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 | | \(\alpha_1\) | -∞ |
| Profile Time | | 5 | - œ |
| Profile Time | | | 00 |
| Profile Tim | | <u> </u> | 4 |
| Profile Profile 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 | | _ | 22 |
| 3 2 2 2 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | | | 95 |
| 3 2 2 2 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | | ile | 04 |
| II 7 . | | rof | 25 |
| II 7 . | | ٩ | 0.00 |
| II 7. | | | 75 |
| II 7 . | | | 0, w |
| II 7. | | | 85 |
| m- | í | | ၈၀ |
| | | | |

Fig. 4; Taxi_Timers processor register



taxi profile entry generation




Fig. 5b

| | V2/ T2 |
|---|---|
| | X86 IP Physical address |
| -PIPM- | |
| - 602 - | 642 X86 Physical address |
| | c1s1 |
| | cls0 cosl coso |
| | PMZ PEZ V86 real |
| | smm |
| | floating - point top of stack floating - point tags 648 |
| : ' · · · · · · · · · · · · · · · · · · | native code 644 |
| | |

Fig. 6a

RFE or previous converter cycle




Fig. 6b

As each event occurs during execution of an X86 program in converter 136 or emulator 316, materialize an event code in event code latch 486, 487 PLA 650 processes the event code to produce at most one of five classifications **650**: of the event, "jnz" 660, "conditional jump" 661, "near jump" 662, "near call" 663, "far call" 664, or "emulator probe" 665 **670**: The bit 660-665 is ANDed with the probe page properties 624 from TLB 116 and Taxi State.Probe Mask 620 OR together the products of the ANDs. The sum of the OR represents the **672**: predicate "the event code 592 is an event on a page whose probeable event bit is currently enabled in Taxi State. Probe Mask 620 and the TLB copy of the PFAT page properties." 0 AND the sum of the OR together with several machine context predicates to see 674: if this is a probeable event **69**0: Consult the bit vector to verify that the probeable event is in an address range with a corresponding translated code segment ЦШ A 7 لإلا Execute a TAXi instruction to materialize a Context_At_Point entry describing **682**: the current machine state, to supply arguments to the probe exception handler لَالِيا :<u>"</u> Deliver a probe exception to transfer control to the software exception handler Probe PIPM 602 for an entry 640 corresponding to the address of the target of Ωħ the event **=**& ijħ was a PIPM entry found? ű mismatch ij. Evaluate/verify the preconditions from integer portion 686 of PIPM 602 entry match Evaluate/verify the preconditions from floating-point portion 688 of PIPM 602 entry 640, and if mismatching, unload floating-point context and reload it to conform to PIPM Transfer control to the TAXi translated native code Fail: resume execution of X86 binary in converter 136

Fig. 6c